

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

DATE MAILED: 09/22/2004

APPLICATION NO. FILING DATE		ILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/965,253 09/26/2001		09/26/2001	Jeffrey Johnson	42390P12455	3010	
8791	7590	09/22/2004		EXAMINER		
		OFF TAYLOR & OULEVARD	NGUYEN, DANNY			
SEVENTH		OCCEVARD	ART UNIT	PAPER NUMBER		
LOS ANGE	LES, CA	90025-1030	2836			

Please find below and/or attached an Office communication concerning this application or proceeding.

		Applicatio	n No	Applicant(s)					
`		Application		JOHNSON, JEFFREY					
Office	Action Summary	09/965,25 Examiner	J	Art Unit					
		Danny Ng	uven	2836					
The MAII	ING DATE of this communication				Idress				
Period for Reply	ING DATE OF this communication	appears on the	cover sneet with the c	orrespondence ad					
THE MAILING C - Extensions of time n after SIX (6) MONTh - If the period for reply - If NO period for reply - Failure to reply withi Any reply received b earned patent term a	STATUTORY PERIOD FOR REDATE OF THIS COMMUNICATION and be available under the provisions of 37 CFI as from the mailing date of this communication a specified above is less than thirty (30) days, and it is specified above, the maximum statutory per in the set or extended period for reply will, by structure of the set of	DN. R 1.136(a). In no eve i. a reply within the statu riod will apply and will tatute, cause the appl	nt, however, may a reply be tim tory minimum of thirty (30) days I expire SIX (6) MONTHS from ication to become ABANDONE	nely filed s will be considered timely the mailing date of this co D (35 U.S.C. § 133).					
Status									
1)⊠ Responsiv	ve to communication(s) filed on <u>1</u>	2 July 2004.							
2a)⊠ This action	n is FINAL . 2b) 🔲 -	This action is n	on-final.						
<i>'</i> —	· · · · · · · · · · · · · · · · · · ·								
Disposition of Clai	ms								
4)⊠ Claim(s) <u>1</u> 4a) Of the 5)□ Claim(s) <u>1</u> 6)⊠ Claim(s) <u>1</u> 7)□ Claim(s) <u>1</u>	 ✓ Claim(s) 1-30 is/are pending in the application. 4a) Of the above claim(s) is/are withdrawn from consideration. ☐ Claim(s) is/are allowed. ☒ Claim(s) 1-30 is/are rejected. ☐ Claim(s) is/are objected to: ☐ Claim(s) are subject to restriction and/or election requirement. 								
Application Papers	;								
9)☐ The specif	cation is objected to by the Exan	niner.							
10)∐ The drawir	10) ☐ The drawing(s) filed on is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.								
	Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).								
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d). 11) The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.									
Priority under 35 U	.S.C. § 119								
 12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f). a) All b) Some * c) None of: 1. Certified copies of the priority documents have been received. 2. Certified copies of the priority documents have been received in Application No. 3. Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)). * See the attached detailed Office action for a list of the certified copies not received. 									
Attachment(s)			, .						
	rson's Patent Drawing Review (PTO-948 sure Statement(s) (PTO-1449 or PTO/SE		4) Interview Summary Paper No(s)/Mail Da 5) Notice of Informal P 6) Other:	ate	O-152)				

Art Unit: 2836

DETAILED ACTION

Response to Arguments

1. Applicant's arguments filed 07/12/2004 with respect to the amended claims 1, 11, and 21 have been considered but are moot in view of the new ground(s) of rejection.

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 2. Claims 1, 2, 5-7, 9-12, 15-17, 19-22, 25-27, 29, 30 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yue et al. (USPN 6,509,779) in view of Waggoner et al (USPN 6,034,400).

Regarding claims 1, 4, 10, 11, 14, 20, 24, Yue discloses a method and an apparatus (see figures 3 and 4) comprises an inductor (110) having an impedance connected in series between an output of a high frequency circuit (20) operating at a frequency and an ESD circuit (40) configured to protect the high frequency circuit from an ESD event, the impedance having substantially high value at that frequency and a substantially low value at the ESD event (e.g. col. 3 and 4, lines 63-4). Yue does not disclose an ESD clamping circuit as claimed. Waggoner discloses an ESD protection circuit (e.g. see fig. 7) comprises an ESD clamp circuit (B) is connected to an inductor (L) via an ESD

Art Unit: 2836

circuit (such as diode Ds) between supply and ground terminals (112 and 114) to protect electrostatic discharge phenomena (e.g. col. 7, lines 27-61 and col. 11, lines 1-4). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified to the ESD protection circuit of Yue to incorporate the ESD clamping circuit as taught by Waggoner in order to protect the IC circuit against over- voltage appearing at supply terminal (col. 5, lines 13-17).

Regarding claims 21, 30, Yue discloses a circuit (such as fig. 3 and 4) comprises a high frequency circuit operating at a frequency (e.g. 100), the high frequency circuit having an output (20); an electrostatic discharge ESD circuit (40) configured to protect the high frequency circuit from an ESD event (col. 4. lines 9-15); an inductor (110) having an impedance connected in series between an output of a high frequency circuit (20) operating at a frequency and an ESD circuit (40) configured to protect the high frequency circuit from an ESD event, the impedance having substantially high value at that frequency and a substantially low value at the ESD event (e.g. col. 3 and 4, lines 63-4). Yue does not disclose an ESD clamping circuit as claimed. Waggoner discloses an ESD protection circuit (e.g. see fig. 7) comprises an ESD clamp circuit (B) is connected to an inductor (L) via an ESD circuit (such as diode Ds) between supply and ground terminals (112 and 114) to protect electrostatic discharge phenomena (e.g. col. 7, lines 27-61 and col. 11, lines 1-4). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified to the ESD protection circuit of Yue to incorporate the ESD

Art Unit: 2836

clamping circuit as taught by Waggoner in order to protect IC circuit against overvoltage appearing at supply terminal (col. 5, lines 13-17).

Regarding claims 2, 12, 22, Yue discloses the ESD circuit (40) has first and second terminals, the first terminal being connected to one end on the inductor (110), and the second terminal being connected to ground (shown in fig. 3).

Regarding claims 5, 15, 25, Yue et al. disclose the inductor is connected between a first bond pad (10) of the output and a second bond pad (10a) of the ESD circuit (40) on a package substrate in a package encapsulating the high frequency circuit (100d) and the ESD circuit (40) (see fig. 13).

Regarding claims 6, 16, 26, Yue discloses connecting the inductor (110) comprise connecting one end of the inductor to the first bond pad (10) via a first bond wire; and connecting an other end of the inductor to the second bond pad (10a) via a second bond wire.

Regarding claims 9, 19, 29, Yue discloses the high frequency higher than 1 gigahertz (col. 4, lines 24-25).

Regarding claim 7, 17, 27, Yue et al. disclose the high frequency circuit and ESD circuit are on a silicon die mounted on the package substrate (see abstract).

3. Claims 3, 13, 23 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yue in view of Waggoner, and Kleveland et al (USPN

Art Unit: 2836

5,969,929). Yue and Waggoner do not disclose the ESD circuit is a gate grounded NMOS and a diode. Kleveland discloses an ESD circuit being a gate grounded NMOS (such as 330 shown in fig. 3B). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the ESD circuit of Yue and Waggoner incorporate a GGNMOS as taught by Kleveland because the ESD circuit (330) of Kleveland provides less components and higher trigger voltage, so it can save space and provide a better ESD protection.

4. Claims 8, 18, 28 are rejected under 35 U.S.C. 103(a) as being unpatentable over Yue et al in view of Waggoner et al, and Chiu (USPN 6,414,849). Yue and Waggoner do not disclose the package is flip-chip BGA package. Chiu discloses the package is flip-chip BGA package (col. 5, line 35). It would have been obvious to one of ordinary skill in the art at the time the invention was made to have modified the integrated circuit of Yue and Waggoner to use a flip-chip BGA package as taught by Chiu in order to reduce stress in the IC circuit (Chiu, col. 5, lines 48-51).

Conclusion

5. Applicant's amendment necessitated the new ground(s) of rejection presented in this Office action. Accordingly, **THIS ACTION IS MADE FINAL**. See MPEP § 706.07(a). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

Art Unit: 2836

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the date of this final action.

6. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Danny Nguyen whose telephone number is (571)-272-2054. The examiner can normally be reached on Mon to Fri 8:00 AM to 4:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Brian Sircus can be reached on (571)-272-2058. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Application/Control Number: 09/965,253 Page 7

Art Unit: 2836

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

DN DN 9/9/2004

BRIAN SIRCUS
SUPERVISORY PATENT EXAMINER
TECHNOLOGY CENTER 2800